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This report describes the design and implementation of a gigabit ATM switching system 
supporting link rates from 150 Mb/s to 2.4 Gb/s, with a uniquely efficient multicast switch 
architecture that enables the construction of systems with essentially constant per port costs 
for configurations ranging from 8 to 4096 ports and system capacities approaching 1- Tb.s. The 
system design supports many-to-one and many-to-many forms of multicast, in addition to the 
usual one-to-many. It also provides multicast virtual paths, constant time configuration of 
multicast connections and an efficient packet-level discard method, that can achieve 100% link 
efficiencies, without large buffers. 
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